An 8-bit CMOS analog-to-digital converter (ADC) has been designed using a more efficient architecture. The simplified multistep %bit ADC requires two 4-bit full-flash cycles by using a modified 4-bit full-flash ADC with a voltage estimator. The speed of this new architecture is similar to conventional half-flash ADC but the die area consumption is much less due to reduced numbers of comparators and resistors.
I. INTRODUCTION
High-speed, low-cost analog-to-digital converters (ADC's) with higher resolution are highly demanded for many of the digital processing system for analog signals. For example, the PCM communication system is using ADC to convert voice and video signals to digital signals for transmitting and processing purpose. This is because transmitting in digital signals can improve signal-to-noise ratios to the point where analog signals could be successfully transmitted and digital processing is relatively simple and accuratecompare to analog processing.
The full-flash converter still finds a place in very high-speed applications, but the large die size makes it too expensive for many systems. The half-flash or two-step ADC has become a popular alternative to the full-flash converter. The speed of the two-step ADC is approximately half that of the full-flash converter, but the die area consumption is much less.
A linear increase in ADC resolution leads to an exponential growth rate in comparators and voltage dividing elements in full-flash and two-step type ADC's.
As the resolution increases beyond IO bits, even the two-step ADC runs into limitations in die area consumption, making this architecture less attractive [l] .
In order to address this limitation, a new simplified multistep flash ADC architecture has been developed. The objectives of this new architecture are to have much less die area consumption than full-flash and two-step architectures and speed approximately the speed of two-step architecture.
PREVIOUS ARCHITECTURES

A. Full-Flash Architecture
An N-bit full-flash ADC consists of a series string of zN equal-value resistors between +Vref and Ground. Each resistor tap point corresponds to an output code, monotonically increasing by one code for each resistor tap. Comparators are placed along the resistor ladder at each tap point and compare Vi, to Vtap. As the resolution (N) increases, the comparator and resistor count N,(N) increases exponentially:
For an %bit ADC, 255 comparators and resistors are required. Since the comparators and resistors both require large amounts of die area, high-resolution ADC's using this architecture are impractical for low-cost applications.
B. Half-Flash Architecture
The half-flash-type architecture can reduce comparator and resistor count [2] : where N is the resolution of the ADC.
However, the conversion speed will be reduced by at least a factor of 2. An N-bit half-flash ADC consists of 2N" -1 MSB resistors of value R in series with 2"Z-LSB resistors of value R/2N". The MSB resistors divide the reference into 2"' -1 equal pieces.
The 2"' -I comparators perform the first flash conversion along these MSB taps. The output is decoded as the first N/2 bits of data and a digital-to-analog converter (DAC) generates the analog equivalent of the N/2 bits of data. This analog equivalent is subtracted from V,". The residual is compared with the lower 2N" -1 LSB tap points and decoded to yield the-final N/2 bits. For 8-bit ADC, 30 comparators and resistors are required; however, for small die applications, this is still too large.
NEW ARCHITECTURE
In order to reduce the comparator and resistor count for an N-bit ADC, the resolution of each flash conversion must be reduced. One way is to increase the number of steps, but each step requires an extra cycle, therefore increasing the total conversion time. An alternative way is to predict roughly the range in which Vi, resides. Then the 'following conversion cycle no longei need to spaq-thjrt-1 entire resistor ladder, but can beplaced in the : proximity of V,, based on the initial prediction. The prediction of V,, range is made available by introducing a voltage estimator. The transition point can now be determined with fewer comparators. Furthermore, by sharing comparators for the two flash steps, the comparator count can be greatly reduced:
where N is the resolution of the ADC. An 8-bit ADC using this architecture needs only 6 comparators.
IV. MULTISTEP ARCHITECTURE
The complete 8-bit simplified multistep architecture will be described here. In actual practice, this architecture can be expanded beyond or reduced below 8 bits with similar reductions in comparator and resistor count. The complete simplified multistep architecture is shown in Figure 1 . The architecture consists of a voltage estimator (VE), a modified N/2 bit full-flash converter (for N=8 the resolution is 4 bits), a digital-to-analog converter (DAC), a subtractor, a digital switch control, and latches.
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. . The VE determines the range of Vi, to reduce the flash-converter resolution. The output of the VE is supplied to the modified 4-bit full-flash converter to choose the correct range of Vi,. Then, the output of the Vin is combined with the results of the modified 4-bit full-flash converter to yield the first four MSB data, which will be stored in the latches and input to the DAC. .
.
An automatic digital to analog conversion, using the R-2R resistors ladder, is performed on these bits by the DAC. The analog value is subtracted from the Vi, and the residue is circulated back to the VE and the modified 4-bit flash where the final 4 bits are determined. These two conversion cycles are controlled by the digital switch control. Now, the 8 bits data is available at the output of the latches.
.
[3]. Hence, 2-bit full-flash converter is used as the VE, making it non-critical and fast.
The architecture of the VE is shown in Figure 2 . The VE consists of a thermometer encoder, 3 comparators, and a resistor ladder with tap points at -where (r = 1, 2, 3). Each of these tap points is tied to a comparator.
The comparator compares VI, -Vtap(r) at the same time VI, is sampled at the input of the modified 4-bit fullflash converter. Since the operation is done in parallel to the acquisition of V,,, no extra time is required for the VE step, making this architecture faster than a three-step ADC.
The VE determined the range p of the V,,, that satisfying the following:
A. Voltage Estimator
The most important requirement for the VE is speed. In order to achieve this without significantly increasing the die size, a 2-bit full-flash converter is used. As the resolution of the VE increases, its settling time increases 
B. Modified 4-bit Full-Flash ADC
The modified 4-bit full-flash ADC has the same fimction as the conventional 4-bit fullflash. Although, it needs an extra VE to estimate the range of V,, to be operated on, the total number of comparators needed is still much less than the conventional full-flash needed. For 4-bit resolution, the modified full-flash ADC needs only 6 comparators, including the 3 comparators in the VE, while the conventional full-flash ADC needs 15 comparators for the same resolution. The architecture of the modified 4-bit fullflash ADC is shown in Figure 3 . ,.--
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C. R-2R DAC
The most popular method for converting a digital input to an analog output incorporates a ladder network containing series-parallel combinations of only two resistor values, R and 2R. The main advantage in using a converter network of this type is that all of the resistors in the converter are either R or 2R in . . 
V. METHODOLOGY
The design process of the ADC starts with a specification for the ADC. This will consist not only of the functionality specification, that is what the circuit does in terms of its primary inputs and outputs, but also such restraints as die area consumption and number of devices to be manufactured [ 5 ] .
Based on these various factors, as well as the consideration of the economic factors, the type of circuit technology and the general structure of the architecture are then determined. This choice may be affected by certain constraints such as the technologies and computer aids that are actually available to the designer and whether the circuit is digital, analogue or mixed-signal in nature. The overall system design and partitioning are then tackled, The architecture of the ADC is broken down into modules, which can be designed individually and then brought together to form the complete architecture.
The design of the modules may now begin by employing the suitable computer aids for drawing and simulation.
In this project, Tanner Tools is used to design from the system level to the layout level. Firstly, the functional of each modules is defined and implemented in gate and transistor levels by using S-Edit (Schematic Editor) of Tanner Tools. Each modules is simulated by using TSpice (Tanner Spice) of Tanner Tools and the functional results are then verified by using W-Edit (Waveform Editor) of Tanner Tools.
The design environment of the S-Edit and WEdit are shown in Figure 5 and Figure 6 . 
VI. COMPARISON
It is interesting to make a comparison among the full-flash, half-flash and simplified multistep architectures.
The full-flash ADC obviously hasebZthe highest speed, but it also has the largest die area. It requires 255 comparators for &bit resolution.
The half-flash ADC is about half the speed of the full-flash, but it requires only 30 comparators for 8-bit resolution.
The new simplified multistep architecture uses even fewer comparators than the half-. flash ARC, yet its speed stills the same. It uses six comparators for the 8-bit resolution. Although this architecture requires an extra voltage estimator to predict the range of V,,, its high operation speed making it non-critical to the overall conversion time.
VII. RESULTS
The %bit simplified multistep flash ADC architecture is implemented in transistor level and the transistor model used for simulation is MOSIS/Orbit 2.0um Process Level 2. The simulation results show that the conversion time of this new architecture is 9 ps and the conversion rate is 11 1 kHz, that is approximately the same speed as two-step architecture. The conversion speed of the fullflash architecture is approximately double that of the two-step architecture.
For 8-bit resolution, the design of the simplified multistep flash architecture involves approximately 1000 transistors whereas for the two-step architecture, it involves approximately 1500 transistors and the fullflash architecture involves approximately 3000 transistors.
The comparators used in this architecture is two-stage CMOS comparators. The layout of the two-stage CMOS comparator is shown in Figure 8 . The conversion data of this %bit simplified multistep flash ADC is listed in Table 1 . VIII. CONCLUSION 
V
By using voltage estimator, a more efficient two-step ADC has been developed. This new architecture can ultimately reduce the die area consumption of an ADC. For the same process and resolution, this new architecture is estimated to reduce die area consumption by 33 percent compare to twostep architecture and 67 percent compare to full-flash architecture. This new architecture has the same speed as two-step architecture but has less die area consumption than the two-step architecture. Comparing to the fullflash architecture, this new architecture has half the speed of the full-flash architecture but the die area consumption is much less than the full-flash architecture.
